Regviz

Alif Semiconductor /AE302F80C1557LE_CM55_HP_View /CLKCTL_PER_MST /DPHY_PLL_STAT0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DPHY_PLL_STAT0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE302F80C1557LE_CM55_HP_View/CLKCTL_PER_MST/DPHY_PLL_STAT0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PLL_SOC_LOCK)PLL_SOC_LOCK 0 (PLL_SOC_SHADOW_CONTROL)PLL_SOC_SHADOW_CONTROL 0PLL_SOC_GMP_CNTRL 0PLL_SOC_M0PLL_SOC_N

Description

MIPI-DPHY PLL Status Register 0

Fields

PLL_SOC_LOCK

Force lock to device
PLL_SOC_SHADOW_CONTROL

Selection of PLL configuration mechanism
PLL_SOC_GMP_CNTRL

Control of the effective loop-filter resistance (=1/gmp) to increase/decrease MPLL bandwidth
PLL_SOC_M

Control of the feedback multiplication ratio M (40 to 625) for device direct PLL control
PLL_SOC_N

Control of the input frequency division ratio N (1 to 16) for device direct PLL control

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data